

- Title: [REDACTED]
- Inventor: [REDACTED]
- Priority Dates
 - Priority Date & Filing Date: [REDACTED] 2003
 - [REDACTED]
- Exemplary Claim: claim 1 ~ 4
- Illustrative Products:
 - Mini Applications Processor products with the part ID [REDACTED]
 - Other chips made using [REDACTED] 14nm finFET process

(12) **United States Patent** (10) **Patent No.:** [REDACTED]
(45) **Date of Patent:** [REDACTED]

(54) [REDACTED] *Primary Examiner—Edward Wojciechowicz*
(74) *Attorney, Agent, or Firm—Sheridan Ross PC*

(76) [REDACTED] (57) **ABSTRACT**

(*) **Notice:** The present invention relates to double-gate FinFET devices and fabricating methods thereof. More particularly, the invention relates to an electrically stable double-gate FinFET device and a method of fabrication in which the FinFET device is formed on a bulk silicon substrate where device channel and the body are to be formed has a nano-size width and is connected to the substrate and is formed with the shape of a wall along the channel length direction.

(21) **Appl. No.:** 10/358,981

(22) **Filed:** [REDACTED]

(65) **Prior Publication Data:**

US [REDACTED]

(52) **Int. Cl. Class.:** H01L 29/72

(58) **Field of Search:** U.S. C. 257/308; 257/618; 257/619; 257/620; 257/308, 618, 257/619, 620


(56) **References Cited:**

U.S. PATENT DOCUMENTS

6,525,403; 7,270,033; Jeon et al.; 257/618

[REDACTED]

19 Claims, 19 Drawing Sheets



Outermost Technology Confidential